Peter Beeson

Peter
Beeson
Articles
Analyze Phase Noise In A Sampled PLL (Part 3)
The final installment of this three-part series on phase noise in sampled PLLs examines the effects of noise sources, including the tunable and reference oscillators, on overall synthesizer performance.
Analyze Phase Noise In A Sampled PLL (Part 2)
Part 2 of this three-part series on phase noise in sampled PLLs analyzes the differences between the behaviors of continuous-time and sampled loops and how they can be modeled effectively.
Analyze Phase Noise In A Sampled PLL, Part 1
The first installment in this three-part series helps understand the noise sources in a PLL synthesizer and the effects of the sampling frequency upon the ultimate phase-noise performance.
Whitepapers

How to Do Fixture De-Embedding to Match Signal Integrity Simulations to Measurements​
Sponsored by Keysight Technologies
Download this white paper


Testing S-Parameters on Pulsed Radar Power Amplifier Modules​
Sponsored by Rohde & Schwarz
Download this white paper

 

 

 

Webcasts

Perform Power Supply Frequency Response Analysis using an Oscilloscope
May 19, 2015 @ 1pm EST
Sponsored by Keysight Technologies
Register Now!


PAM-4 Transmitter and Receiver Design Characterization Solutions
May 21, 2015 @ 1pm EST
Sponsored by Keysight Technologies
Register Now!


DisplayPort 1.3 – PHY Layer Test Requirements
May 27, 2015 @ 1pm EST
Sponsored by Keysight Technologies
Register Now!


Extraction, Verification, and Usage of a Short Haul Opto VCSEL Model
May 28, 2015 @ 1pm EST
Sponsored by Keysight Technologies
Register Now!

Connect With Us

Sponsored Introduction Continue on to (or wait seconds) ×