On-Line Calculator Determines PLL Phase Noise

June 17, 2003
Designers of low-noise oscillators and phase-locked loops (PLLs) may find a visit to Hittite Microwave's site at www.hittite.com/ worth their time. The site features a useful PLL Calculator that can quickly model the phase-noise behavior of a ...

Designers of low-noise oscillators and phase-locked loops (PLLs) may find a visit to Hittite Microwave's site at www.hittite.com/ worth their time. The site features a useful PLL Calculator that can quickly model the phase-noise behavior of a frequency synthesizer. Admittedly, the calculator is based on Hittite's PLL components (offered by means of pull-down menus), such as phase/frequency detectors, dividers, and voltage-controlled oscillators (VCOs). Still, an operator can choose the "custom" option when selecting components and enter their own key operating parameters, such as frequency and output power, before performing a phase-noise calculation. Hittite ==> http://lists.planetee.com/cgi-bin3/DM/y/eA0CWyaL0Gth0BAuM0AG

Once parameters for the key PLL elements have been entered, an operator clicks on the "next" button to view results for both the reference-oscillator and VCO phase noise. Depending upon these results, a user can then move to the final "Calculate" button to see a plot of the final PLL synthesizer phase noise. The phase noises of the separate elements are also shown on this screen, showing how each element contributes to the overall noise of the PLL. For more on the PLL calculator, click on the menu button on the left-hand side of the home page at www.hittite.com/.

Verification Of Nanometer-Scale Design Compressed By Up To 50% Cadence Design Systems, Inc. recently announced the Cadence Incisive verification platform, the first single-kernel verification platform for nanometer-scale designs that supports a unified verification methodology for the embedded software, control, data path, and analog/mixed-signal/RF design domains. The new platform's unified methodology helps slash testbench development time, verification runtime and debug time, and can compress overall verification time by up to 50 percent. This enables a dramatic improvement in time-to-market for semiconductor customers, and accelerated system design-in of complex ICs for design chain partners.

Cadence ==> http://lists.planetee.com/cgi-bin3/DM/y/eA0CWyaL0Gth0paF0AU

Sponsored Recommendations

Frequency Modulation Fundamentals

March 14, 2024
The development of crystal-clear FM communications was an innovation of genius and toil. Utilized today in applications such as radar, seismology, telemetry and two-way radios...

44 GHz Programmable Signal Generator

March 14, 2024
The Mini-Circuits SSG-44G-RC is a 0.1 to 44 GHz signal source with an RF output range of -40 to +17 dBm with fine resolution. This model supports CW and pulsed (? 0.5 ?s) outputs...

Webinar: Introduction to OTA Measurement for mmWave and Sub-THz

Feb. 19, 2024
Join Jeanmarc Laurent, a leading expert from MilliBox, for an exclusive live webinar showcasing a complete Over-the-Air (OTA) testing system setup. In this immersive session, ...

Using a CMT VNA with Socket Server

Feb. 19, 2024
This application note describes use of a software application CMT Socket Server which is distributed and supported by Aphena Ltd. Please email [email protected] regarding purchase...