- Thu, September 25, 1:00pm EDT
Date & Time
- Live Webinar
Dr. Colin Warwick
High-Speed Digital Product Manager
Keysight EEsof EDA
Why this Webcast is Important:
In the era of receiver equalization, older stackup and controlled impedance line design tools are obsolete because the metrics that output (frequency response) are irrelevant. The metric that matters today is the post-equalization eye opening. In this webcast we will show you how to optimize the pre-layout design using a PCI Express transmitter, channel, and receiver as an example.
Who should view this webcast:
Signal integrity engineers designing controlled impedance lines for multigigabit SerDes such as PCI Express.
For more webcasts from Keysight Technologies and Electronic Design, please click here.
Agilent's Electronic Measurement Group is now