Designing a low-power CMOS phase-locked loop (PLL) operating at 60 GHz for a direct-conversion transceiver is quite tricky. For example, it is difficult to account for low phase noise/phase error...
Register or sign in below to download the full article in .PDF format, including high resolution graphics and schematics when applicable.