Clocking Family Trims Noise In Wireless Infrastructure

May 6, 2008
A family of three ultra-low-noise clock buffers, dividers, and distributors vows to simplify system clock design while providing additive noise of just 30 fs of additive root-mean-square (RMS) jitter. The LMK01000, LMK01010, and LMK01020, which ...

A family of three ultra-low-noise clock buffers, dividers, and distributors vows to simplify system clock design while providing additive noise of just 30 fs of additive root-mean-square (RMS) jitter.

The LMK01000, LMK01010, and LMK01020, which hail from National Semiconductor (www.national.com) divide and distribute low-jitter clocks throughout high-performance systems like wireless infrastructures and medical ultrasound and imaging. The family comes in three output configurations. The LMK01000 has a mix of three low-voltage differential signaling (LVDS) and five low-voltage positive-emitter-coupled logic (LVPECL) outputs. The LMK01010 is offered with eight LVDS outputs to address low-power applications while the LMK01020 has eight LVPECL outputs to support ultra-high-performance applications.

POWER PERSPECTIVE
From a power perspective, these products provide power-noise specifications that place them among National's PowerWise family of energy-efficient products. The LMK01000 offers 8.9 mW-ps per channel while the LMK01010 is rated at 5.3 mW ps per channel and the LMK01020 at 11.2 mW ps per channel. The devices' low additive jitter allows system designers to distribute multiple copies of a clean clock while maintaining clock integrity. It also eliminates the need for additional jitter cleaning components. Each device's output offers a programmable skew control circuit that simplifies board layout, enabling the designer to adjust the skew of each clock output and compensate for board trace mismatch.

See associated figure

About the Author

Paul Whytock | Editor-in-Chief

Paul Whytock is European Editor for Microwaves & RF and European Editor-in-Chief for Electronic Design. He reports on the latest news and technology developments in Europe for his US readers while providing his European engineering audience with global news coverage from the electronics sector. Trained originally as a design engineer with Ford Motor Co., Whytock holds an HNC in mechanical, electrical, and production engineering.

Sponsored Recommendations

Free Poster: Power Electronics Design and Testing

Dec. 23, 2024
Get with this poster a guidance about usual converter types, most important measurements and general requirements for power electronics design and testing. Register for a download...

eGuide: Optimizing and Testing RF Power Amplifier Designs

Dec. 23, 2024
This eGuide explores electronic design automation to real RF devices, focusing on verification, characterization, repeatability, and throughput, while highlighting key steps from...

Free Poster: Wireless Communications Standards

Dec. 23, 2024
Get insights about the latest cellular, non-cellular, IoT and GNSS specifications including 5G, LTE and Wi-Fi. Sign up to receive your poster in the mail or via download.

5G NR Testing – Are You Ready for the 5G Challenges?

Dec. 23, 2024
5G NR deployment is accelerating, unlocking new use cases, applications, and opportunities for devices and infrastructure. The question is: are you prepared for these advancements...