On-Line Calculator Determines PLL Phase Noise

June 17, 2003
Designers of low-noise oscillators and phase-locked loops (PLLs) may find a visit to Hittite Microwave's site at www.hittite.com/ worth their time. The site features a useful PLL Calculator that can quickly model the phase-noise behavior of a ...

Designers of low-noise oscillators and phase-locked loops (PLLs) may find a visit to Hittite Microwave's site at www.hittite.com/ worth their time. The site features a useful PLL Calculator that can quickly model the phase-noise behavior of a frequency synthesizer. Admittedly, the calculator is based on Hittite's PLL components (offered by means of pull-down menus), such as phase/frequency detectors, dividers, and voltage-controlled oscillators (VCOs). Still, an operator can choose the "custom" option when selecting components and enter their own key operating parameters, such as frequency and output power, before performing a phase-noise calculation. Hittite ==> http://lists.planetee.com/cgi-bin3/DM/y/eA0CWyaL0Gth0BAuM0AG

Once parameters for the key PLL elements have been entered, an operator clicks on the "next" button to view results for both the reference-oscillator and VCO phase noise. Depending upon these results, a user can then move to the final "Calculate" button to see a plot of the final PLL synthesizer phase noise. The phase noises of the separate elements are also shown on this screen, showing how each element contributes to the overall noise of the PLL. For more on the PLL calculator, click on the menu button on the left-hand side of the home page at www.hittite.com/.

Verification Of Nanometer-Scale Design Compressed By Up To 50% Cadence Design Systems, Inc. recently announced the Cadence Incisive verification platform, the first single-kernel verification platform for nanometer-scale designs that supports a unified verification methodology for the embedded software, control, data path, and analog/mixed-signal/RF design domains. The new platform's unified methodology helps slash testbench development time, verification runtime and debug time, and can compress overall verification time by up to 50 percent. This enables a dramatic improvement in time-to-market for semiconductor customers, and accelerated system design-in of complex ICs for design chain partners.

Cadence ==> http://lists.planetee.com/cgi-bin3/DM/y/eA0CWyaL0Gth0paF0AU

About the Author

Jack Browne | Technical Contributor

Jack Browne, Technical Contributor, has worked in technical publishing for over 30 years. He managed the content and production of three technical journals while at the American Institute of Physics, including Medical Physics and the Journal of Vacuum Science & Technology. He has been a Publisher and Editor for Penton Media, started the firm’s Wireless Symposium & Exhibition trade show in 1993, and currently serves as Technical Contributor for that company's Microwaves & RF magazine. Browne, who holds a BS in Mathematics from City College of New York and BA degrees in English and Philosophy from Fordham University, is a member of the IEEE.

Sponsored Recommendations

Phase Noise Fundamentals: What You Need to Know

Dec. 26, 2024
Gain a deeper understanding of phase noise and its impact on oscillators. This white paper offers a concise technical introduction to phase noise concepts, along with an overview...

Selecting Your Next Oscilloscope: Why Fast Update Rate Matters

Dec. 26, 2024
Selecting your next oscilloscope - A guide from Rohde & Schwarz

Webinar: Fundamentals of EMI Debugging & Precompliance

Dec. 26, 2024
In this webinar our expert will guide you through the fundamentals of EMI debugging & precompliance measurements.

Learn the Fundamentals of Test and Measurement

Dec. 26, 2024
Unlock your measurement potential with Testing Fundamentals from Rohde & Schwarz. Expert resources to help you master measurement basics. Explore now.