Dreamstime_networkissaroprakalung_142824380, and Emerson
dreamstime_networkissaroprakalung_142824380_promo
ID 81751102 © Dashark | Dreamstime.com
machinevision_dreamstime_l_81751102
Cabe Atwell/Electronic Design
promospherejupiter
ID 336272124 © Natalia Dobrovolska | Dreamstime.com
celltower_dreamstime_accessnataliadobrovolska_3362
Globalnetwork think 617b0a290a5dc

Improving Wideband Multichannel Systems with IC Integration (Part 3) (Download)

Oct. 28, 2021

Read this article online.

As discussed, on-chip hardened programmable finite-impulse-response filters (pFIRs) exist within the analog-to-digital converter (ADC) data path before the decimation stages. As we’ve shown, these pFIRs present users with significant application flexibility, but the pFIRs also allow developers to significantly reduce FPGA resources due to the feature offload to the digitizing IC itself.

The obvious question becomes: Why use the hardened pFIRs on the digitizing IC instead of within hardware-description-language (HDL) fabric on an FPGA? This can be answered in several parts: resource reduction, design complexity, and power consumption.